TGASIA Archives

November 2006

TGAsia@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Content-Transfer-Encoding:
quoted-printable
Sender:
Subject:
From:
Charlotte Hao <[log in to unmask]>
Date:
Wed, 8 Nov 2006 20:35:22 -0600
Content-Type:
text/plain; charset="gb2312"
MIME-Version:
1.0
Reply-To:
Asia Committe Task Group Forum <[log in to unmask]>, Charlotte Hao <[log in to unmask]>
Parts/Attachments:
text/plain (60 lines)
 
Dear All,
 
These are 6 terms which are uncertain this morning, Please give us your hand. 
 
I haven't got any reply about yesterday's terms. : (
 
Thanks and regards 
 
Charlotte
 

Angled Bond                                      角形连接                74.0039

The impression of the first and second bonds that are not in a straight line.

第一个和第二个接合压痕不在一条直线上。

 

Anisotropy                                         各向异性                40.0685

The condition for a substance having differing values for properties, such as permittivity, depending on the direction within the material.

使物质具有不同属性值的条件 , 如介电常数,取决于材料内的方向。

 

Apparent Field-of-View Angle         明视角                    92.0043

The angular subtense of the field-of-view in the image space of an optical system.

在光学系统的象空间内的视场对角线.

 

Application Specific Integrated Circuit (ASIC)      专用集成电路      33.0692

A semiconductor device intended to satisfy a unique complete circuit function.

用于满足独特完整电路功能的半导体器件。

 

Arc Resistance                                     弧阻                     92.0047

The resistance of a material to the effects of a high voltage, low current arc (under prescribed conditions) passing across the surface of the material. (The resistance is stated as a measure of total elapsed time at that voltage required to form a conductive path on the surface - material carbonized by the arc.)

材料对通过其表面的高压,低电流电弧(在规定条件下)所产生影响的阻抗。 (阻抗用衡量电弧电压将导体表面材料炭化形成导电通路总耗时表示。)

 

Area Array                                          面积阵列         34.0751

A bonding pattern in which edge and additional pads on the inner surface area of the chip are addressed in the bonding scheme. (See Figure A-5.)

芯片内表面区域的边缘及附加焊盘用于键接线路的键接图形。(见图A-5)

 

ATOM RSS1 RSS2