TECHNET Archives

October 2005

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Ofer Cohen <[log in to unmask]>
Reply To:
TechNet E-Mail Forum <[log in to unmask]>, Ofer Cohen <[log in to unmask]>
Date:
Wed, 5 Oct 2005 19:06:32 +0200
Content-Type:
text/plain
Parts/Attachments:
text/plain (21 lines)
 
Hello, all,
Since the designers (whos vision of the product has a gap starting in the end of the PCB design until they see the assembled board) placed capacitors on the fan-out vias of every 1 mm BGA. No need to say that the vias are through holes, with drill diameter of 0.3 mm (12 mils). This doesn't leave much hope for the soldering. My solution is to fill the vias, then cap them. 

Can somebody suggest DFM for the PCB design, that will ease the PCB manufacturer's task? I mean - the minimum common baseline, so maximum fabricators will be able to deal with it.

Regards

Ofer Cohen
Seabridge - a Siemens company

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 1.8e
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
-----------------------------------------------------

ATOM RSS1 RSS2