pad
Hi All,
I'm looking at a spec for a new processor we may be using. They
recommend using via in pad and show a diagram of how to place 0402
bypass caps right on the vias under the chip. Has anybody done this?
This brings up a few questions. Since 2 adjacent vias will form the
footprint for the caps, should I make the bottom pad of the via a square
that approximates the pads I normally use on these caps? How do I place
the caps without creating DRCs? Will our assembly house be completely
dumbfounded when they see this? Is this whole idea just a figment of
some engineers imagination with no basis in reality?
Thanks for all help
Gary Boccoleri
Bivio Networks
925-924-8621
www.bivio.net
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------