DESIGNERCOUNCIL Archives

April 2004

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
X-To:
Designers Council Forum <[log in to unmask]>, "Dack.Kelly" <[log in to unmask]>
Date:
Mon, 26 Apr 2004 14:01:28 -0500
Reply-To:
Content-Transfer-Encoding:
7bit
Subject:
From:
Mark Larson <[log in to unmask]>
Content-Type:
text/plain; charset="us-ascii"
In-Reply-To:
Organization:
Analog Technologies Corp
MIME-Version:
1.0
Parts/Attachments:
text/plain (175 lines)
Trace width variation is a function of trace height (cu thickness),  2
oz cu board must allow for more variation than 1/2 oz cu, also the
variation in feature size will also impact the variation from nominal
trace width (small traces with large cu areas)

My .02

-----Original Message-----
From: DesignerCouncil [mailto:[log in to unmask]] On Behalf Of
Dack.Kelly
Sent: Monday, April 26, 2004 1:45 PM
To: [log in to unmask]
Subject: Re: [DC] Etching Plating tolerance specs...


Yes, you've hit the nail on the head. It's open to interpretation.

Every so often, a DR (Deviation Request) from a fabrication vendor rolls
across my desk asking that a line width/spacing tolerance be increased
from
+/-10% to +/-20%. This can make sense on the fine lines routed at
+.005/.005,
but makes no sense w/ regards to wider power traces that may exist along
side these smaller ones.

... Just viewed Andy's post as I write: <<The reason for that is that
over-etching is usually consistent by around 0.5 to 1 mil irrespective
of trace width>>

This makes sense to me, but so often I see vendors expressing the
tolerance as a percentage.

I really appreciate the response from everyone so far. I am still
interested in hearing from anyone w/ an opinion on this subject.

-- Kelly




-----Original Message-----
From: [log in to unmask] [mailto:[log in to unmask]]
Sent: Monday, April 26, 2004 11:05 AM
To: [log in to unmask]
Subject: Re: [DC] Etching Plating tolerance specs...

It's a great question, Kelly.

Seems like every way I've seen it, it's open to interpretation. Does a
plane area still have a "trace width"?

If the drawing says +/- 10%, does that mean the fabricator takes 10% of
the smallest trace on the board and uses that number everywhere? Or does
it apply to each width?

Better yet, I've seen it as a trace/space tolerance. If a minimum trace
is routed at minimum space anywhere, any deviation is a violation of one
or the other.

I know, I know... That really just didn't help at all....




                       "Dack.Kelly"
                       <[log in to unmask]>              To:
[log in to unmask]
                       Sent by: DesignerCouncil          cc:
                       <[log in to unmask]>         Subject:
[DC]
Etching Plating
                                                           tolerance
specs...
                       04/26/2004 12:58 PM
                       Please respond to
                       "(Designers Council
                       Forum)"; Please respond to
                       "Dack.Kelly"







Greetings,

An inconsistency in our fab specs regarding etching/plating tolerance
finds me at a mental "cross-roads" regarding this subject.

The spec for some of our designs express the tolerance in the form of
"mils"
--  +/-.001, while other spec express the tolerance in the form of a
percentage -- +/-10%.

In one sense, on a design w/ .010 nominal lines and spacing, these two
specs are the same. However, on a design w/ .005/.005 or .004/.004 lines
and spacing, using a tolerancing method of +/-.001 vs. 10% has
drastically different results.

I would like to see any feedback on the pro's and con's of each method.
What method do you use and why?

-- Kelly

Kelly Dack
PCB Dsnr
IGT (International Game Technology)
Reno, NV

------------------------------------------------------------------------
----
-----

DesignerCouncil Mail List provided as a free service by IPC using
LISTSERV 1.8d To unsubscribe, send a message to [log in to unmask] with
following text in the BODY (NOT the subject field): SIGNOFF
DesignerCouncil. To set a vacation stop for delivery of DesignerCouncil
send: SET DesignerCouncil NOMAIL Search previous postings at:
www.ipc.org > On-Line Resources & Databases > E-mail Archives Please
visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16
for additional information, or contact Keach Sasamori at [log in to unmask]
or 847-509-9700 ext.5315
------------------------------------------------------------------------
----
-----




"This e-mail message is intended only for the use of the intended
recipient(s). The information contained therein may be confidential or
privileged, and its disclosure or reproduction is strictly prohibited.
If you are not the intended recipient, please return it immediately to
its sender at the above address and destroy it."

------------------------------------------------------------------------
----
-----
DesignerCouncil Mail List provided as a free service by IPC using
LISTSERV 1.8d To unsubscribe, send a message to [log in to unmask] with
following text in the BODY (NOT the subject field): SIGNOFF
DesignerCouncil. To set a vacation stop for delivery of DesignerCouncil
send: SET DesignerCouncil NOMAIL Search previous postings at:
www.ipc.org > On-Line Resources & Databases > E-mail Archives Please
visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for
additional information, or contact Keach Sasamori at [log in to unmask] or
847-509-9700 ext.5315
------------------------------------------------------------------------
----
-----

------------------------------------------------------------------------
---------
DesignerCouncil Mail List provided as a free service by IPC using
LISTSERV 1.8d To unsubscribe, send a message to [log in to unmask] with
following text in the BODY (NOT the subject field): SIGNOFF
DesignerCouncil. To set a vacation stop for delivery of DesignerCouncil
send: SET DesignerCouncil NOMAIL Search previous postings at:
www.ipc.org > On-Line Resources & Databases > E-mail Archives Please
visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for
additional information, or contact Keach Sasamori at [log in to unmask] or
847-509-9700 ext.5315
------------------------------------------------------------------------
---------

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To set a vacation stop for delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2