Subject: | |
From: | |
Reply To: | |
Date: | Mon, 15 Mar 2004 11:30:29 +0530 |
Content-Type: | text/plain |
Parts/Attachments: |
|
|
Hello,
Can anybody point me to any public-domain information one may have come
across about effects of going Lead-free on PCB artwork parameters
(clearances, land patterns, etc)? Any information/links pertaining to
component placement best practices for Pb-free design (due to higher
reflow/wave soldering temperatures) would also be appreciated.
Thanks and regards,
Brian D'Souza
Engineer, Design & Development,
Tata Infotech Ltd.
Goa, India.
-------------------------------------------------------------------------------Leadfee Mail List provided as a service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Leadfree
To temporarily stop delivery of Leadree for vacation breaks send: SET Leadfree NOMAIL
Search previous postings at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
-------------------------------------------------------------------------------
|
|
|