DESIGNERCOUNCIL Archives

March 2004

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Sender:
DesignerCouncil <[log in to unmask]>
X-To:
"DesignerCouncil (E-mail)" <[log in to unmask]>
Date:
Mon, 1 Mar 2004 17:01:06 -0700
Reply-To:
"(Designers Council Forum)" <[log in to unmask]>, "Ringle, Cyrus" <[log in to unmask]>
Subject:
MIME-Version:
1.0
Content-Transfer-Encoding:
quoted-printable
Content-Type:
text/plain; charset="iso-8859-1"
From:
"Ringle, Cyrus" <[log in to unmask]>
Parts/Attachments:
text/plain (95 lines)
-----------------------------------------------------------------------------------------------------

Tuesday March 9th, 2004

Enabling Technologies for High Performance Chip Scale Packaging

 

Time: 6:00 -- 6:20 PM -- Food and Drink (*Better than just Pizza this time!!!!)

6:20 -- 6:30 PM -- Introduction and announcements

6:30 -- 8:00 PM -- Presentation

8:00 -- 8:30 PM -- QnA and *Door Prizes !!!! 

*Sponsored by:  -- DDI - Spectrum Marketing Associates


--------------- !! NOTE NORMAL GDDS MEETING LOCATION !! ------------------------------

Place: 

General Dynamics Decision Systems<?xml:namespace prefix = o ns = "urn:schemas-microsoft-com:office:office" />

8201 E. McDowell Road

Scottsdale, AZ

 <http://www.mapquest.com/maps/map.adp?country=US&addtohistory=&address=8201+e+mcdowell+rd&city=scottsdale&state=az&zipcode=&homesubmit.x=30&homesubmit.y=12> View Map 


Presentation Description 

Enabling Technologies for High Performance Chip Scale Packaging

Increasing signal speeds and the migration of array packages to 0.8m and ultimately down to 0.5mm pitch are testing the limits of conventional printed circuit technologies.  The implications are significant to both the design and manufacture of next generation PWB's, since the introduction of no one new technology will address all the issues.  Instead, an array of enabling technologies will be required to work in concert, to address both signal integrity and the ever increasing interconnect densities associated with chip scale packaging.  This presentation will explore the challenges of chip scale packaging and present a production viable solution that will address materials, high aspect ratio plating, advanced imaging and registration techniques,  all required to produce next generation stacked microvia structures.   
 
 
About the Presenter
Tom Buck
Director Technical Marketing 
Dynamic Details Inc.

Tom has over twenty five years experience in the field of custom designed high performance electronic interconnection products designed primarily for telecommunications high end commercial computing and advanced military systems.  Extensive experience in the design and manufacture of high speed/ high density digital packaging with interconnect products including , Multichip Modules both deposited and laminated, high density Multilayer Circuits and advanced projects including monolithic electro-optic circuits.  Other activities have included:  Conducting technical seminars on high speed circuit design throughout the United States and Europe, authored many technical articles published in industry trade journals and presented numerous technical papers at industry conferences.  

 

PLEASE RSVP NO LATER THAN Monday March 8th, 2004 

Cyrus Ringle CID +
IPC Advanced Certified Interconnect Designer
CAD Engineer
Inter-Tel, Inc.  <http://www.inter-tel.com/> http://www.inter-tel.com
7300 W. Boston St.
Chandler, AZ 85226
(480) 961-2263
mailto:[log in to unmask]

President of the Greater Phoenix Designers Council
 <http://dcchapters.ipc.org/phoenix/> http://dcchapters.ipc.org/phoenix/


---------------------------------------------------------------------------------------------------
OUR CHAPTER HAS A WEB SITE! 

Check it out!!!.  Our new website is working.   <http://dcchapters.ipc.org/phoenix/> http://dcchapters.ipc.org/phoenix/

Special thanks to our Webmaster Jim Praught !! 

Cyrus Ringle CID +
IPC Advanced Certified Interconnect Designer

CAD Engineer
Inter-Tel, Inc.  <http://www.inter-tel.com/> http://www.inter-tel.com
7300 W. Boston St.
Chandler, AZ 85226
(480) 961-2263
mailto:[log in to unmask]

President of the Greater Phoenix Designers Council
 <http://dcchapters.ipc.org/phoenix/> http://dcchapters.ipc.org/phoenix/


 

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To set a vacation stop for delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2