TECHNET Archives

January 2004

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Wenger, George M." <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Tue, 6 Jan 2004 08:33:38 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (65 lines)
Bob,

Good Luck! You'll need it.  Using 0.5% bow and twist will help but more importantly you'll need to address the proximity of the rivets to the ceramic capacitors.  Our current philosophy is to place 1210 or larger (especically 1812) caps no closer than 0.500 inches from an edge, cut-out, press-fit connector, or screw.

Regards,
George

George M. Wenger (908)-546-4531 
Reliability Engineer
RF Power Amplifier Group
Andrew Corporation,  40 Technology Drive, Warren, NJ 07059
[log in to unmask]



-----Original Message-----
From: Crain, Bob [mailto:[log in to unmask]]
Sent: Tuesday, January 06, 2004 8:22 AM
To: [log in to unmask]
Subject: [TN] Mechanical stress on ceramic chip caps


We build boards for space and they must be bonded and riveted to rigid
aluminum frames to withstand the environments. We currently specify the
IPC-6012 requirements which are 0.75% bow and twist.

There is a concern that we may need to specify 0.5% bow and twist to prevent
1812 and possibly 1206 ceramic capacitors from developing cracks after the
boards are attached to the frames.

With our boards, .75% translates to a maximum of 45 mils of bow and twist.
Any thoughts on problem areas?

The boards are normally .090 thick, 8-12 layers and polyimide.


---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 1.8e
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
-----------------------------------------------------

------------------------------------------------------------------------------------------------
This message is for the designated recipient only and may
contain privileged, proprietary, or otherwise private information.  
If you have received it in error, please notify the sender
immediately and delete the original.  Any unauthorized use of
this email is prohibited.
------------------------------------------------------------------------------------------------
[mf2]

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 1.8e
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
-----------------------------------------------------

ATOM RSS1 RSS2