The next meeting of the Greater Phoenix Designers Council will be:
Date: Tuesday, 10, September, 2002
Time: 6:00 -- 6:30 PM -- Food and Drink
6:30 -- 6:45 PM -- Introduction and announcements
6:45 -- 8:15 PM -- EMI/EMC Issues for PWB Designers
8:15 -- 8:30 PM -- Q&A
Place: General Dynamics Decision Systems
8201 E. McDowell Road
Scottsdale, AZ
-------------------------------------------------
Our presentation for September will be:
EMI/EMC Issues for PWB Designers
Steve Gerard has volunteered to fill in for Harry Gaul, who unfortunately can
not make the presentation himself.
ABSTRACT: Why should we worry about laying out a printed circuit board? Can't
we just let the autorouter do its thing? Why shouldn't a single point ground
scheme be used?
The answers to these and other critical electromagnetic compatibility problems
will be presented in this talk. Specific areas to be covered include component
placement, ground function and design, filtering, track sizing and placement,
optimized stack-up for multilayer boards, and when to use autorouters.
This practical how-to presentation will enable the designer to lay out a board
correctly from the start to insure signal quality, meet regulatory requirements,
and provide immunity to outside interference. The benefits of using these
design rules will be to reduce cycle time, improve "6-sigma" quality, and
increase "5-nines" reliability.
SPEAKER: Harry W. Gaul is a Principal Electronics Engineer for General Dynamics
Decision Systems in Scottsdale, AZ where he directs the technical operation of
the EMC/TEMPEST Laboratory. He received the B.S.M.E. degree from the University
of Colorado in 1978 and the Technology M.B.A. degree from Arizona State
University in 1998.
Mr. Gaul has been involved in EMC, EMP, ESD and TEMPEST test and design
engineering for more than 20 years. He has authored and presented technical
papers at the IEEE EMC Symposium, Reverberation Chambers Operators Group,
Government/Industry TEMPEST Symposium, and Nuclear Electromagnetic Pulse
Meetings (NEM). He is a Registered Professional Engineer (PE) in the state of
Arizona and is a NARTE Certified EMC Engineer. He is also certified as TEMPEST
Professional Level II. Currently he is active in the Phoenix Chapter of the
IEEE EMC Society performing duties such as webmaster, secretary, and treasurer.
Please RSVP to Cyrus by Friday November 6th.
Thanks,
Cyrus Ringle CID+
IPC Advanced Certified Interconnect Designer
CAD Engineer
Inter-Tel, Inc. http://www.inter-tel.com
7300 W. Boston St.
Chandler, AZ 85226
(480) 961-2263
mailto:[log in to unmask]
President of the Greater Phoenix Designers Council
(See attached file: Motorola.pdf)
Inter-Tel -- Your Connection to the Future
http://www.inter-tel.com
---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To set a vacation stop for delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/html/forum.htm for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------
|
