TECHNET Archives

June 2002

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Gary Bremer <[log in to unmask]>
Reply To:
Date:
Tue, 18 Jun 2002 19:16:29 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (24 lines)
I am fowarding this question from one of the design engineers
where I work.  All of our circuit boards are design as class 3
(high rel.), at least that is what we advertise.

Does getting rid of all unused pads on inner layers have any
profound affect on the PHT barrel integrity especially with high
layer count / thick circuit boards?

Thanks for your help,

Gary Bremer
Manufacturing Engineer

---------------------------------------------------------------------------------
Technet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/html/forum.htm for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2