TECHNET Archives

February 2002

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"McMullen, Kerry" <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Wed, 13 Feb 2002 14:15:00 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (26 lines)
Hi Technetters,

Does anyone know of any specifications that define the electrical testing
levels for an assembled backplane?
What I have always used as a definition is:
Level 1.  Top Side Pin to Bottom Side hole continuity is tested.
Level 2.  Level 1 plus Pin to Pin continuity is tested.
Level 3.  Level 2 plus all components are tested for correct values
Level 4.  Level 2 and 3 plus all active devices (IC's, etc.) are tested.
I have looked in the IPC bookstore and did not see anything (probably
looking in the wrong spot).
Would appreciate any and all comments.
Thanks,
Kerry

---------------------------------------------------------------------------------
Technet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2