TECHNET Archives

August 2001

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Neil Atkinson <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Wed, 15 Aug 2001 13:47:05 +0100
Content-Type:
text/plain
Parts/Attachments:
text/plain (90 lines)
Try a pad layout with thief pads connected to the last two pads by a very
fine track.

We developed this layout during a six sigma project and found it better than
anything else.

Does anyone else out there use this method - or should I have patented it
before giving my secrets away??

Random bridges elsewhere sound to me like a process problem - perhaps you
need to do more @measuring and analysing' to determine the real KPIV's
before putting all your money on layout.

I have carried out a few six sigma project on wave soldering so please stay
in touch on how you get on.

A good starting point is a good Ishikawa diagram (attached).

Neil
Neil Atkinson - Quality Manager
Stadium Electronic Controls Division
Stephen House, Brenda Road, Hartlepool TS25 2BQ (UK)

 <<CED ws.ppt>>

                -----Original Message-----
                From:   Adrian Irwin [mailto:[log in to unmask]]
                Sent:   14 August 2001 12:10
                Subject:        Wavesoldering SOIC's

                I am currently involved in Black Belt project which has
focussed on
                Wavesolder defects. We wave 0805 SMT assemblies and the
majority of the
                defects are shorts on SOIC's. Approximately 50% of the
solder shorts are on
                the back 2 pins, with the remaining shorts being distributed
randomly
                across the other pins. We do not use thief pads but have
elongated the pad.
                The current size is 0.5mm / 2mm.


                Do we realy need thief pads because as we are seeing 50% of
the solder
                shorts distributed randomly across all other pins? and is it
possible to
                achieve sub 50 ppm (DPMO) for SOIC's?

                Has anybody tried using a pad design that increments in
length as they
                progress to the back pins? I am looking to set up a test pcb
that will
                optimise the pad design, any suggestions on other pad
shapes.

                Any help on this problem would be greatly received.

#####################################################################################
Attention:

This message is for the named person's use only.  It may contain confidential,
proprietary or legally privileged information.  No confidentiality or privilege
is waived or lost by any mistransmission.  If you receive this message in error,
please immediately delete it and all copies of it from your system, destroy any
hard copies of it securely and notify the sender.  You must not, directly or
indirectly, use, disclose, distribute, print, or copy any part of this message
if you are not the intended recipient. STADIUM GROUP PLC and any of its subsidiaries
each reserve the right to monitor all e-mail communications through its networks.
Any views expressed in this message are those of the individual sender, except where
the message states otherwise and the sender is authorised to state them to be the
views of Stadium Group Plc. or one of its subsidiaries.

Although this message has been scanned by MailMarshall for known viruses and
inappropriate content, we recommend that recipients employ appropriate measures on
their systems to intercept any such material.

Thank You - Stadium Group Plc., IT Department - Tel: +44 (0)1429 266544
#####################################################################################

---------------------------------------------------------------------------------
Technet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt delivery of Technet send the following message: SET Technet NOMAIL
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2