DESIGNERCOUNCIL Archives

July 2001

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"F.Pitzl" <[log in to unmask]>
Reply To:
DesignerCouncil E-Mail Forum.
Date:
Tue, 3 Jul 2001 19:11:14 +0200
Content-Type:
text/plain
Parts/Attachments:
text/plain (36 lines)
Hello Designers,

On my last project there were two different potentials on
the GND and VCC Power plane. The Board was a 8 layer one. The stackup
was
1 - Signal
2 - Signal
Core between
3 - Split GND Plane
4 - Signal
Core between
5 - Signal
6 - Split VCC Plane
Core between.
7 - Signal
8 - Signal
On Layer 3 there is a polygon (8500000 square mils) of one potential
that overlaps
with a polygon on Layer 6 which has a different potential.
Do you think it is possible to couple enough noise with this to bring a
programmable
Logic device to a undefined state ?

Regards,
Florian Pitzl

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To set a vacation stop for delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2