DESIGNERCOUNCIL Archives

December 2000

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Content-Type:
text/plain; charset=us-ascii
Sender:
DesignerCouncil <[log in to unmask]>
Subject:
From:
"Roger M. Stoops" <[log in to unmask]>
Date:
Tue, 12 Dec 2000 13:53:54 -0500
MIME-Version:
1.0
X-To:
Mark Gutierrez <[log in to unmask]>
Reply-To:
"DesignerCouncil E-Mail Forum." <[log in to unmask]>, [log in to unmask]
Parts/Attachments:
text/plain (79 lines)
Mark,
Along with Mitch's thoughts, the only typical reason for using thermal
reliefs is to reduce the thermal conduction at a solder joint.  For large
diameter holes, say 0.040" dia and larger, a solid connection to an inner
plane (or planes) becomes a serious issue when trying to achieve a good
solder fillet.  In many cases, the fillet will form from the side being
soldered and stop somewhere around the point where the hole plating
contacts the first inner layer.  For vias, this is typically not a problem.
Thermal conduction in a small diameter via is usually not a problem when
solder is allowed to fill the hole.
Otherwise, "someone's" suggestion has good merit.
IMHO.
Happy designing,

Roger M. Stoops, C.I.D., PCB Designer


Trimble
Engineering and Construction Division
5475 Kellenburger Rd.
Dayton, OH 45424-1099 USA
Ph: +01 937.233.8921 or +01 937.233.4574 ext 288
Fax: +01 937.233.7511


(Embedded image moved to file: pic06334.jpg)



                    Mark Gutierrez
                    <mgutierrez@BLA        To:     [log in to unmask]
                    ZENP.COM>              cc:
                    Sent by:               Subject:     [DC] Thermal relief for Vias?
                    DesignerCouncil
                    <DesignerCounci
                    [log in to unmask]>


                    12/12/00 12:23
                    PM
                    Please respond
                    to
                    "DesignerCounci
                    l E-Mail
                    Forum."; Please
                    respond to Mark
                    Gutierrez





Someone here suggested that all vias connected to power and ground planes
should have the thermal relief's eliminated. Reason to
minimize inductance to power planes. I recall reading somewhere about
removing thermals could induce reliability problems. Can anyone share their
knowledge and experience with this?. IPC-2221 specifies thermal relief is
only required for holes that are subject to soldering in large conductor
areas. Wouldn't this apply to a via tied to a plane coming off a SMD land?

Mark Gutierrez

Mark Gutierrez
Senior Printed Circuit Designer
Blaze Network Products Inc.
5180 Hacienda Drive
Dublin, CA 94568
email: [log in to unmask]
www.blazenp.com

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2