TECHNET Archives

October 2000

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Kim Anderson <[log in to unmask]>
Reply To:
Date:
Tue, 10 Oct 2000 11:34:32 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (25 lines)
All,

I have been searching for information regarding the stacking of components,
(all types) on pcb assemblies. I have yet to find any IPC standards with any
such information as to what is acceptable and not. Mainly all I hear is if
it is documented on the process, and the solder workmanship meets all IPC
criteria, then it's acceptable.

Any thoughts or suggestions as to where I could maybe find more information
regarding such practices? I see alot of cutting of traces, and kluge
components to any thing that will solder, jumper wires, etc.

Kim Anderson
Internal Quality Auditor
IFR Americas
316-522-4981 X-479

---------------------------------------------------------------------------------
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF TECHNET
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2