TECHNET Archives

June 2000

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Condense Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Mime-Version:
1.0
Sender:
Subject:
From:
Brian Gaynor <[log in to unmask]>
Date:
Fri, 2 Jun 2000 10:29:38 +0100
Content-type:
text/plain; charset=us-ascii
Reply-To:
"TechNet E-Mail Forum." <[log in to unmask]>, Brian Gaynor <[log in to unmask]>
Parts/Attachments:
text/plain (23 lines)
Hello all,

Anybody out there specifying plated holes at the PCB edge? This technology can
be found commonly in cyrstals. What's the fab. process steps involved (for
multi-layer)? Is there any related IPC documentation?

Brian.
J

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Keach Sasamori at [log in to unmask] or
847-509-9700 ext.5315
##############################################################

ATOM RSS1 RSS2