TECHNET Archives

May 2000

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Tim Croissant <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Thu, 25 May 2000 16:05:05 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (29 lines)
Problem: We are bringing 120VAC RMS (170Volts peak) onto a PCB via a 40 pin
dual row right angle header that is .025 square pins on .100 centers.  Six
pins are used three each of ACHOT and ACNEUT. We are also bringing 90VAC RMS
(130Volts peak) in on 18 of the pins. {This is a synchro/resolver
application, Low current ~ 2.0 mA}. 12 of the pins are ground and then 4 low
level signals.
 It appears the IPC-2221 spec. indicates that for top and bottom layer
clearances we need to maintain .050 clearance (this is where the pads would
be exposed).

Question: How do I maintain proper clearance to meet the spec.? Or is it
advisable to use a different connector and if so what is recommended?

Thanks for your help!

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Keach Sasamori at [log in to unmask] or
847-509-9700 ext.5315
##############################################################

ATOM RSS1 RSS2