TECHNET Archives

April 2000

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Ralph Garvin <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Fri, 7 Apr 2000 09:09:46 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (98 lines)
Martin,

  After 3 or 4 problems like this, we established an "internal" standard.
     All smt at least .125" from score line!!!
   Never had a problem in 3 years since.
  No testing or studies to back it up, just real world experience.
  And a zero incidence of problems from the singulation process.

  The designers hate the restriction, but it WORKS.

  My .02 worth.

  Ralph Garvin
   Dir. of New Product Development
    Westport Research, Inc.


-----Original Message-----
From: Martin Christie <[log in to unmask]>
To: [log in to unmask] <[log in to unmask]>
Date: Friday, April 07, 2000 7:25 AM
Subject: [TN] De-panellisation guidelines


>Hi Technetters,
>
>I have a problem with cracked surface mount resistor network. The cracking
>occurs after de-panelisation. I have confirmed this electrically and
>visually (at up to x35 mag). The current fallout is about 5%. The board is
>0..070" (1.8mm) thick and v-scored from both sides. De-panelisation is by
>means of a "bacon slicer" (rolling v-shaped blade approx 4" diameter). The
>network is located 0.032" (0.8mm) away from the v-groove.
>
>
>_____________________________________________________  V-score edge
>                                           ____________________
>                                           |        /               \
> |
>                                           |____/                  \____|
>
>                                                  |                    |
>                                           ____|                    |____
>                                           |
> |
>
>Resistor network with diagonal cracks from stress points
>
>
>The question I have is: does anyone know of any guidelines with respect to
>minimum component mounting distance away from the v-groove in a situation
>like this?
>
>Also, is there an algorithm anywhere that can be used to calculate stress
>involved?
>
>Thanks
>
>
>Martin Christie
>ACW Technology Ltd.,
>Hylton Road,
>Petersfield,
>Hants.
>GU32 3XX
>Tel: 01730 300000 ext 146
>Fax: 01730 266045
>e-mail: [log in to unmask]
>
>##############################################################
>TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
>##############################################################
>To subscribe/unsubscribe, send a message to [log in to unmask] with following
text in
>the body:
>To subscribe:   SUBSCRIBE TECHNET <your full name>
>To unsubscribe:   SIGNOFF TECHNET
>##############################################################
>Please visit IPC web site (http://www.ipc.org/html/forum.htm) for
additional
>information.
>If you need assistance - contact Keach Sasamori at [log in to unmask] or
>847-509-9700 ext.5315
>##############################################################

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Keach Sasamori at [log in to unmask] or
847-509-9700 ext.5315
##############################################################

ATOM RSS1 RSS2