TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
[log in to unmask] (MR DOUGLAS C JEFFERY)
Date:
Wed, 07 Feb 1996 05:37:05 EST
Content-Type:
text/plain
Parts/Attachments:
text/plain (27 lines)
-- [ From: Doug Jeffery * EMC.Ver #2.10P ] --


Recently, I have been questioned about the use of a high pot test
between two adjacent surface conductors.  What is the formula or rule
for potential between adjacent conductors in air..uncoated, (no
soldermask or confromal coat)?

Do the same rules apply as between two parrellel planes internal in the
board?  

Should I expect an .010" space to provide a withstanding voltage of
1000 volts for 1 min.?

Given the surface must be free of ionic contaminates...

Thanks for the help..


Doug Jeffery
Electrotek
[log in to unmask]





ATOM RSS1 RSS2