TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Date:
Fri, 8 NOV 96 08:34:14 MST
Content-Type:
text/plain
Parts/Attachments:
text/plain (81 lines)
I've seen problems with solder wicking from the BGA (.050" pitch) solder joint
down attached vias when no solder mask dams or when small solder mask dams,
i.e. .005" have been used.  Result can be a low/no volume solder joint.   

With a good design and effective SMT process controls in place, my opinion is
that capping vias on the component side of .050" pitch BGA mixed technology
assemblies is not necessary.  But will the same hold true for finer pitch,
.030" or less, BGA assemblies?  I haven't developed an opinion on that
subject, yet.

Tracy Tennant
Micron Technology, Inc.
[log in to unmask]


 ---------- Start of forwarded message ----------

                                                              Message#   473671
                                                         7-NOV-1996 20:35:17.14
From:   [log in to unmask] 
To:     [log in to unmask]
CC:     [log in to unmask]
Subj:   Capping vias for BGA's

Received: from micron.com by BOGEN1 Thu,  7 NOV 96 20:32:41 MST
Received: from admin-srv11.micron.com by micron.com (SMI-8.6/SMI-SVR4)
	id QAA27133; Wed, 6 Nov 1996 16:33:22 -0700
Received: from simon.ipc.org (IPC.ORG [168.113.24.64]) by admin-srv11.micron.com (8.7.5/8.7.3) with SMTP id QAA29987; Wed, 6 Nov 199
6 16:32:44 -0700 (MST)
Received: from ipc.org by simon.ipc.org via SMTP (940816.SGI.8.6.9/940406.SGI)
	 id HAA06687; Wed, 6 Nov 1996 07:58:28 -0800
Resent-Date: Wed, 6 Nov 1996 07:58:28 -0800
Received: by ipc.org (Smail3.1.28.1 #2)
	id m0vL7vc-0000S9C; Wed, 6 Nov 96 07:22 CST
Resent-Sender: [log in to unmask]
Old-Return-Path: <[log in to unmask]>
Date: Wed, 6 Nov 96 08:27:51 EST
From: [log in to unmask] (Charles Elliott)
Message-Id: <9611061327.AA05472@kansys04>
To: [log in to unmask]
Subject: Capping vias for BGA's
Cc: [log in to unmask]
Resent-Message-ID: <"sYt4_2.0.TMK.o39Wo"@ipc>
Resent-From: [log in to unmask]
X-Mailing-List: <[log in to unmask]> archive/latest/7447
X-Loop: [log in to unmask]
Precedence: list
Resent-Sender: [log in to unmask]

Hello,

My questions has to do with the capping of vias for BGA's.

Why is it recommended that vias be covered on the component side of
BGA boards ?

What are the implications of not following this recommendation ?

Thanks in advance for your input.

Charles Elliott
[log in to unmask]

***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.        *
***************************************************************************



***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.        *
***************************************************************************



ATOM RSS1 RSS2