TECHNET Archives

September 1999

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Reply To:
TechNet E-Mail Forum.
Date:
Wed, 29 Sep 1999 09:56:39 EDT
Content-Type:
text/plain
Parts/Attachments:
text/plain (35 lines)
For lot acceptance IPC and Military specifications require microsections to be
performed and evaluated on coupons or portions of boards that have been
subjected to thermal stress testing per IPC-TM-650, method 2.6.8.  This is
a 10 second float on solder at 550F.  This has been the requirement for
approximately 20 years.  (previously the temp was 500F)  There is also a
mininum
prebake of 6 hours at 135C.

The temperature used in the solderability test per IPC-J-STD-003 - 473+9F
is very low and used with water white rosin flux to be the worst case senario
for soldering.

The extremely high prebake prior to thermal stress makes that test "unfair" to
use as an evaluation of solderability.

The low temperatures and exposure time for the solderability test make that
test much less rigorous than the thermal stress test.

Susan Mansilla
Robisan Lab

##############################################################
TechNet Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in
the body:
To subscribe:   SUBSCRIBE TECHNET <your full name>
To unsubscribe:   SIGNOFF TECHNET
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional
information.
If you need assistance - contact Gayatri Sardeshpande at [log in to unmask] or
847-509-9700 ext.5365
##############################################################

ATOM RSS1 RSS2