The EMPF in Indianapolis has received a request for info relating to
benchmarking of the design process for circuit cards.

An example of what the requestor is looking for is the length of time from
inception to completion of the final design. They are interested in
telecommunications/digital/aerospace applications. Of particular interest
is process improvements that are available through the use of CAE/CAD
software.

Any reports/info/databases, etc. that are either free or available for
purchase are acceptable.

POC is Jack Speaker, [log in to unmask]

                      Jack Crawford
                  HelpLine Manager
    Electronics Mfg. Productivity Facility
                     317.226.5616
               Visit our homepage at:
                http://www.empf.org


***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.        *
***************************************************************************