The feedback circuit could definitly be in question as there is no series
resistance in the design, would offset cap values add any benefit? Instead
of using tow 22 pF, one 22 pF and one 32 pF?

Brian, no cleaning is ever done here!! We use no-clean flux, and never over
apply it either!! (note - high sarcasm in voice - warranty investigation
will do that to a person)

Right now the ESR of the crystals are being questioned, the designer is
worried about having too high of an ESR value, although one of the
suppliers of the crystal analysed the circuit and said the drive level was
too high from the controller when the ESR of the crystal was 11.2, I wonder
if there could be a stack-up error with high ESR values and low drive level
from the controller, and also low ESR and high drive level from the
controller.

Thanks for all the comments,
Jason

---------------------------------------------------------------------------------
Technet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/html/forum.htm for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------