TECHNET Archives

March 2002

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Colin Weber <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Thu, 21 Mar 2002 10:13:04 +1100
Content-Type:
text/plain
Parts/Attachments:
text/plain (30 lines)
Folks,

Could you assist with any information or white papers that can help us
determine
what stresses can appear at a PBGA , and at it's solder joints, on a
1.6mm-8layer
FR4 board.

While we are attempting to keep board size as small as practible and position
of the 388 pin AMD PBGA, in consideration of several methods of mounting the
PCB we are interested in trying to predict the level of stresses that can be
tolerated so we can tailor our metal work to allow for them. Also, we have
designed to AMD's specification for Solder Mask Defined pads for this ElanSC520
PBGA and I believe this pad design is more susceptible to stress at the joints.

Regards,

Colin Weber

---------------------------------------------------------------------------------
Technet Mail List provided as a free service by IPC using LISTSERV 1.8d
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search previous postings at: www.ipc.org > On-Line Resources & Databases > E-mail Archives
Please visit IPC web site http://www.ipc.org/html/forum.htm for additional
information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
---------------------------------------------------------------------------------

ATOM RSS1 RSS2