TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
[log in to unmask] (Doug McKean)
Date:
Thu, 22 Aug 1996 14:24:09 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (37 lines)
We are have following situation with a vendor: 

After the board house fabs the board in panels, the panels are scored. 
The panels are pulled apart to seperate the individual boards. 
The masking on traces near the edge gets pulled off exposing the copper trace.  
During the soldering process, the exposed traces get solder on them. 

Is this acceptable for Class 2 boards under IPC-610? 

If yes, is this actually called out somewhere in 610?

If no, is there a "fix" instead of outright reject in 610? 

Thanks in advance,

Doug

-- 

*******************************************************
Doug McKean
[log in to unmask]
-------------------------------------------------------
The comments and opinions stated herein are mine alone,
and do not reflect those of my employer.
-------------------------------------------------------
*******************************************************

***************************************************************************
* TechNet mail list is provided as a service by IPC using SmartList v3.05 *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.        *
***************************************************************************



ATOM RSS1 RSS2