TECHNET Archives

October 2003

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"FOX, Ian (York Rd)" <[log in to unmask]>
Reply To:
TechNet E-Mail Forum.
Date:
Mon, 6 Oct 2003 16:16:47 +0100
Content-Type:
text/plain
Parts/Attachments:
text/plain (24 lines)
A question for any PCB design guru's out there. I've been asked a question
about the current carrying capacity of vias, in this case we have a board
carrying 100A. We have an array of vias for interconnection and if I do a
calc based on a 0.035" dia hole with 0.002" of plating in the hole and a
temp rise of 30degC, it tells me that each hole should be OK with 10A.
Therefore with an array of 12 holes I should be OK with 100A. However, if I
work it out for a cumulative sum of the holes (ie assume a track 1.2" wide),
then the max current is 55A for the same temp rise. So which is the right
approach, individual holes or the sum of the circumferences?

Regards
Ian Fox
Goodrich Engine Controls

---------------------------------------------------
Technet Mail List provided as a service by IPC using LISTSERV 1.8e
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF Technet
To temporarily halt or (re-start) delivery of Technet send e-mail to [log in to unmask]: SET Technet NOMAIL or (MAIL)
To receive ONE mailing per day of all the posts: send e-mail to [log in to unmask]: SET Technet Digest
Search the archives of previous posts at: http://listserv.ipc.org/archives
Please visit IPC web site http://www.ipc.org/contentpage.asp?Pageid=4.3.16 for additional information, or contact Keach Sasamori at [log in to unmask] or 847-509-9700 ext.5315
-----------------------------------------------------

ATOM RSS1 RSS2