TECHNET Archives

1996

TechNet@IPC.ORG
Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
Re: DES/FAB/ASSY: Part & via to board edge spacing
From:
[log in to unmask]
Date:
Tue, 30 Apr 1996 20:39:20 -0400
Content-Type:
text/plain
Parts/Attachments:
text/plain (18 lines) 
Thad,  guide line to specify conductor to PCB edge spacing are:

                                            minimum
                                       standard
Internal layer            0.020 inches + process variation       0.050
inches+ process var.
External Layer                                   0.100 inches + process
variation

The purpose being not to expose the conductor to the environment that may
cause corrosion or migration.

Pratap Singh
RAMP Labs

ATOM RSS1 RSS2