TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Date:
Thu, 24 Oct 96 17:48:45 EDT
Content-Type:
text/plain
Parts/Attachments:
text/plain (26 lines)
FROM: James D. Herard
**************************************************************
Subject: Traces in between SOIC Pads



Mark:

that depends upon your pc board suppliers coating registration
and window sizes.

As long as you can ensure that the traces are covered with well
adhered coating and that coating extends down onto the
laminate of the pc board feel  free to run the traces there.

Do avoid running traces between pads that are on 0.020" centers
or closer, as most suppliers will not guarantee that there
will be 100% coverage of coating on such tight spaces, and
generally open the area up entirely.

James Herard  x77026  KBLE/014-3         Quality Engineer
***************************************************************
*********     Get it While you Can        *********************
***************************************************************
*** Forwarding note from SMTP2   --IINUS1   10/24/96 15:10 ***

ATOM RSS1 RSS2