TECHNET Archives

1996

TechNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
[log in to unmask] (James Patten)
Date:
Wed, 27 Mar 96 16:18:08 PST
Content-Type:
text/plain
Parts/Attachments:
text/plain (8 lines)
      In speaking one on one with Deiter Bergman at the "PCB DESIGN CONF" he
enlightened me on this subject. Apparently, the larger pads (hence greater 
solder volume at toe fillet) on the larger 'ceramic' chips was creating 
too large 'in-plane' loads on the component during temp cycling. At least
that was my understanding of the mode of failure exhibited.



ATOM RSS1 RSS2