Subject: | |
From: | |
Reply To: | (Combined Forum of D-33a and 7-31a Subcommittees) |
Date: | Thu, 22 May 2014 21:52:39 +0000 |
Content-Type: | multipart/mixed |
Parts/Attachments: |
|
|
I have a question regarding plating nodules on SMT pads. Searching through IPC 600 and 6012, the only place I can find anything regarding acceptance criteria for nodules is when it is mentioned in reference to thru holes and in reference to wire bond pads.
IPC 6012 talks about defects on in a surface pad but only mentions "Defects such as nicks, dents and pin holes" in section 3.5.4.2.1 Rectangular Surface Mount Lands. These are all void type defects, no mention of nodules.
Any input on acceptability criteria of nodules on SMT pads? Should IPC address this? How would it be defined?
Historically, we have accepted nodules up to .002 in tall and if they are not in a BGA area or on fine pitch components that we feel would be a solder risk. I just want to see what others are doing. See the attached for an example, the nodules in this case are .0013 tall.
Thanks,
Brad Toone
L-3 Communications CSW
______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask]
______________________________________________________________________
|
|
|