EMBEDDEDNET Archives

August 2006

EmbeddedNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
John Perry <[log in to unmask]>
Reply To:
D-50 Embedded Devices Committee Forum <[log in to unmask]>, John Perry <[log in to unmask]>
Date:
Thu, 31 Aug 2006 15:35:21 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (43 lines)
Colleagues,

The IPC D-53 Embedded Devices Performance Subcommittee will meet on
Wednesday, September 13th from 1:30 pm - 5:00 pm in Room M110 of the
American Airlines Training and Conference Center as part of IPCWorks
2006.

In addition to reviewing the action items from the February 2006
meeting, the agenda for this meeting will include review of the
following aspects of the IPC-6017 working draft:

1) Discussion on 3.5.1.1 and 3.5.2 and their applicability to section
3.5

2) Areas of thermal stress testing for section 3.6.1

3) Solder Mask coverage over passive devices on board surface

4) Verbiage on capacitor electrical testing in conjunction with Test
Method 2.5.5.10

5) Discussion on Hi-Pot testing in 3.8.1.1

6) Review of IPC-9252 in comparison with 3.8.1.2

7) Develop verbiage on IR and M&IR sections

The latest draft copy of IPC-6017 and the minutes from the February 2006
meeting are available at:
http://www.ipc.org/committeedetail.asp?Committee=D-53

Regards,

John Perry
Technical Project Manager
IPC
3000 Lakeside Drive # 309S
Bannockburn, IL 60015
[log in to unmask]
1-847-597-2818 (P)
1-847-615-7105 (F)
1-847-615-7100 (Main)

ATOM RSS1 RSS2