EMBEDDEDNET Archives

January 2006

EmbeddedNet@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
John Perry <[log in to unmask]>
Reply To:
D-50 Embedded Devices Committee Forum <[log in to unmask]>, John Perry <[log in to unmask]>
Date:
Thu, 19 Jan 2006 12:07:41 -0600
Content-Type:
text/plain
Parts/Attachments:
text/plain (35 lines)
Colleagues,

A reminder that the IPC D-53 Embedded Devices Performance Subcommittee
will meet Wednesday, February 8th from 1:30 pm - 3:00 pm in Room 207B of
the Anaheim Convention Center as part of IPC APEX/Expo/Designers Summit.

The agenda for the meeting will be as follows:

1) Discuss concepts for embedded devices test coupons and related
acceptance testing/frequency for inclusion in IPC-6017 (see item 8 of
IPCWorks 2005 minutes)

2) Review section 3.8, Electrical Requirements, for DWV voltages and
tolerance requirements

3) Discuss need for spacing and dimensional requirements, based on
electrical properties, for section 3.5 of IPC-6017

The latest IPC-6017 draft and the IPCWorks 2005 meeting minutes can be
found at the D-53 web page located at

http://www.ipc.org/committeedetail.asp?Committee=D-53

Regards,

John Perry
Technical Project Manager
IPC
3000 Lakeside Drive # 309S
Bannockburn, IL 60015
[log in to unmask]
1-847-597-2818 (P)
1-847-615-7105 (F)
1-847-615-7100 (Main)

ATOM RSS1 RSS2