DESIGNERCOUNCIL Archives

September 1997

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
"Burnett, Lewis (AZ77)" <[log in to unmask]>
Reply To:
DesignerCouncil Mail Forum.
Date:
Sat, 20 Sep 1997 16:52:05 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (98 lines)
Impedance Controlled and EMI Controlled Printed Circuit Design

November 14-15, 1997  -- In Scottsdale, AZ
Sponsored by the Greater Phoenix Designers Council

Don't be caught with your clock frequency down!
The output edge rate (rise/fall time) of the devices in a circuit, not the 
rate at which the devices are clocked, is the cause of the "high speed" 
effect in a printed circuit board. The large electric and magnetic fields 
generated by rapid rise & fall time devices are the driving force behind the 
need to control both EMI and circuit impedance.  A circuit with 1.0 nSec 
rise time devices is equally prone to high speed effects, and the need to 
control impedance and EMI, whether being clocked at 1MHz or 100MHz.

Rise times today are increasing at a dynamic rate due to die shrink by 
Integrated Circuit manufacturers and by demand for high speed parts from key 
industries, such as Computer and telecommunications manufacturers. 
Eventually, economics will drive slower devices out of the market place and 
we will all be in a high speed, impedance controlled and EMI controlled 
environment. The net effect, ready or not, is that High Speed and EMI issues 
are coming to a CAD station near you!

Training to get you up to Speed!
This 1-1/2 day course is a crisp focus on the issues PC board designers and 
Engineers need to know. The topics include-
. A definition of the high speed/transmission line environment.
. Why we need to control the impedance of PC board traces.
. The effect the PC board's natural inductance and capacitance have on the 
circuit and the transmission line.
. The fundamentals of wave propagation and signal attenuation.
. Correct power distribution and decoupling.
. Impedance modeling, impedance equations, impedance/reflection control 
techniques.
. Crosstalk and EMI- Sources and resolution.
. PC board trace routing & stubs and device loading.
. PC board layer structuring and material characteristics.
. Impedance testing, fabrication concerns and notes to the fabricator.

All Attendees will receive a comprehensive workbook and a copy of IPC-D-317A 
(IPC High Speed Design Standard) which can be utilized as future references 
when designing High Speed and EMI Controlled circuit boards.


About the Instructor-
Rick Hartley is a Senior PCB Hardware Engineer at Applied Innovation, a 
provider of equipment to the telecommunications and Internet access 
industry. His background is in the design of printed circuits for computers, 
aircraft avionics and telecommunications. Rick's first high speed design was 
in 1979. He has directed high speed and RF circuit board design for the past 
7 years with special attention to impedance and EMI control. Rick has an 
associate EE degree and 32 years of experience in the electronics industry. 
He has functioned as a technician & EE, dedicating the last 22 years to 
printed circuit design and development. Rick serves on the IPC-D-275 and PC 
Card Subcommittees, the IPC Designers Council Executive Committee, the IPC 
Designer Education Committee and is Chairman of the High Speed Focus Module 
Committee. Additionally, Rick is co-founder and past president of the 
Greater Ohio Chapter of the IPC Designers Council.


Location and Time
The course will be held at the Holiday Inn, 7353 East Indian School Road, 
Scottsdale, AZ.  On Friday, November 14, the course will be from 8:30 am to 
5:00 pm with registration starting at 8:00 am.  On Saturday, November 15, 
the course will be from 8:30 am until noon.  A continental breakfast will be 
served from 8:00 to 8:30 each day.


Registration Fee
The cost of the seminar will be $125 for Designers Council members and $160 
for all others.  The registration fee includes all course materials, a copy 
of IPC-D-317A, continental breakfast each day, refreshments and lunch on 
Friday.


Hotel Accommodations
Rooms are available at the Holiday Inn at the rate of $99 per night.  Please 
contact the hotel at (602) 994-9203.


Register Now -- Please pre-register by October 17, 1997.
Class size is limited to 48 people so please register early, as registration 
will be accepted on a first come - first served bases.  To obtain a 
registration form, please contact:
Lew Burnett, (602) 436-4744, [log in to unmask]
or
Tom Wilcox,  (602)  441-8833,  [log in to unmask]

##############################################################
IPC Designers Council Mail List provided as a free service by IPC using LISTSERV 1.8c
##############################################################
To subscribe/unsubscribe, send a message to [log in to unmask] with following text in the body:
To subscribe:   SUBSCRIBE DESIGNERCOUNCIL <your full name>
To unsubscribe:   SIGNOFF DESIGNERCOUNCIL
##############################################################
Please visit IPC web site (http://www.ipc.org/html/forum.htm) for additional information.
For the technical support contact Dmitriy Sklyar at [log in to unmask] or 847-509-9700 ext.311
##############################################################

ATOM RSS1 RSS2