DESIGNERCOUNCIL Archives

April 2000

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
Çeyiz Tekcan (ARGE - VESTMAN) <[log in to unmask]>
Reply To:
DesignerCouncil E-Mail Forum. <[log in to unmask]>
Date:
Tue, 4 Apr 2000 13:59:59 +0300
Content-Type:
text/plain
Parts/Attachments:
text/plain (15 lines)
Dear all,

I want to know that, how I can use slit to conductor isolation for high
Voltages. I know the formula about conductor clearance (from IPC-D-330), if
I use slits, would these clearances be decrease?  How can we formulate the
relationship between slits and electrical conductor clearances ?

Thanks in advance
Ceyiz Tekcan
VESTEL R&D
PCB Design Engineer
E-mail:[log in to unmask]
Phone:+90 236 233 01 31  Ext:2111
Fax:+90 236 233 38 68

ATOM RSS1 RSS2