DESIGNERCOUNCIL Archives

1996

DesignerCouncil@IPC.ORG

Options: Use Monospaced Font
Show Text Part by Default
Show All Mail Headers

Message: [<< First] [< Prev] [Next >] [Last >>]
Topic: [<< First] [< Prev] [Next >] [Last >>]
Author: [<< First] [< Prev] [Next >] [Last >>]

Print Reply
Subject:
From:
[log in to unmask] (Linda Gallo)
Date:
Fri, 30 May 1997 09:09:03 -0500
Content-Type:
text/plain
Parts/Attachments:
text/plain (98 lines)
There will be a Northern Illinois D.C. meeting June 5, 1997.  Hosted by Karl Bates and Linda Gallo at Westell Technologies, 750 North Commons Drive, Aurora, IL 60504 (630) 375-4346
Westell is located just north of Fox Valley Mall, It is in the North West corner of Liberty & Commons.

Agenda:  There will be a presentation, the speakers will be Charles Mason and Ken Wratten from Elexsys International Inc.
The topic will be :
High Speed Board Design

Elexsys International is one of the industry's leading PCB manufacturers, with a focus on engineering support for design teams working on high speed board designs, medium-to-high technology PC boards, large backplanes, and box level assembly,.  This seminar is presented by Ken Wratten, Vice President of Systems Engineering.  Ken holds a BSEE, and has 9 years experience in systems engineering, 14 years in the interconnect industry, and 6 years in signal integrity engineering work.

The focus of this seminar, High Speed Board Design, is a combined tutorial on signal integrity in high speed board designs, and optimized manufacturability.  As vendors of logic families continue to introduce devices with edge rates below 2 ns, it is increasingly important to understand and control the transmission line properties of the board trace segments that make up logic circuit interconnection paths.  The definition of board design rules concurrent with logic design (prior to board layout) promises the most efficient time to market for product design.  
It is vital that the electrical design rules for high speed board designs have imbedded into them a mechanical implementation that optimizes the manufacturability, yield, cost, and ability to multiple source the design.  It is often necessary to compromise between optimum electrical performance, and optimized manufacturability.  The task of product engineering is to balance these two concerns as early as possible in the development of a new product, to allow proper evaluation and advance planning for the impact of decisions regarding product performance versus lead time and pricing.

This presentation is recommended for board design, layout, and packaging engineering; and program management personnel.  The seminar presents the performance issues encountered in transmissive net designs, analysis tools available, methodology of deriving design rules, and guidelines on manufacturability constrains based on today,s board fabrication technology
There will be refreshments at the council meeting.

 Sorry for the late notice but we were trying to nail down the topic and meeting room.

Directions to Westell from I88 West bound.  Exit I88 at RT. 59 South.  Take RT. 59 about 3.5 miles to Liberty 2nd stop light past train viaduct.  Turn Right (West) on Liberty to Stop sign Commons Dr. turn right (North) then turn Left (West) into Westell's Parking lot. Enter Front door

N.I.D.C. Secretary
Linda Gallo

-------------------
Overflow-To: [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] ,
   [log in to unmask] (Thomas Amwoza),
   [log in to unmask] (Sidney Balongag),
   [log in to unmask] (Karl Bates),
   [log in to unmask] (Gail Centano),
   [log in to unmask] (Bruce Doyel),
   [log in to unmask] (Linda Gallo),
   [log in to unmask] (Steve Potter),
   [log in to unmask] (Darren Raab),
   [log in to unmask] (Mike Rogers),
   [log in to unmask] (Steve Twigg),
   [log in to unmask] (Gary Scofield),
   [log in to unmask] ,
   [log in to unmask] 

***************************************************************************
*   The mail list is provided as a service by IPC using SmartList v3.05   *
***************************************************************************
* To unsubscribe from this list at any time, send a message to:           *
* [log in to unmask] with <subject: unsubscribe> and no text.*
***************************************************************************
* If you are having a problem with the DesignerCouncil, please contact    *
* Dmitriy Sklyar at 847-509-9700 ext. 311 or email at [log in to unmask]      *
***************************************************************************


ATOM RSS1 RSS2