Have to say I've never seen anything printed on this. I've always
treated it as, the "design needs". 

In general, I avoid flooding discretes and keep at .005in clearance. For
power/analog devices that need it, its anywhere from .025 to .050in
thermal tie (for TO-220/SOT parts) 

Then there's, the engineer REALLY wants it flooded and/or the datasheet
calls for it. Espically useful for heat dissapation.


-----Original Message-----
From: TechNet [mailto:[log in to unmask]] On Behalf Of Smith, Rick
Sent: Thursday, March 29, 2012 3:43 PM
To: [log in to unmask]
Subject: [TN] Thermal Relief - SMD Pads - The Devil Made Me Do It

Hi All,

I was looking for an IPC reference describing a thermal relief
pertaining to SMD pads. I could only locate for PTH in IPC-222X.

Anyone aware if there is a standard describing thermal reliefs for SMD
pads? Seems every board I look at have SMD pads buried in the planes.

Thanks Much!

Regards,
Rick

______________________________________________________________________
This email has been scanned by the Symantec Email Security.cloud service.
For more information please contact helpdesk at x2960 or [log in to unmask] 
______________________________________________________________________

---------------------------------------------------------------------------------
DesignerCouncil Mail List provided as a free service by IPC using LISTSERV 16.0.
To unsubscribe, send a message to [log in to unmask] with following text in
the BODY (NOT the subject field): SIGNOFF DesignerCouncil.
To temporarily stop/(restart) delivery of DesignerCouncil send: SET DesignerCouncil NOMAIL/(MAIL)
For additional information, or contact Keach Sasamori at [log in to unmask] or 847-615-7100 ext.2815
---------------------------------------------------------------------------------